Research Methods in computer science Spring 2025

Lecture 25

Omprakash Gnawali April 21, 2025

Agenda

Conference updates Elevator Pitch Poster HW11

TPC Meeting Logistics

Reviews are completed Papers selected for discussions End goal Feedback to the authors Selection of papers

Agenda

Short presentations Posters Conference Updates

Elevator Pitch

Explain your research project in a minute or two, the time it takes to ride an elevator

Important when you introduce yourself during career fairs or conference

Short Presentations

Purpose

- Get people interested
- Visit your demo
- Secure follow-up (interviews, meetings)

Elements of Short Presentations

Problem Overview of "solution" Limit to one (most important) result

CS Short Presentations

Seen as x-madness for posters and demos in conferences Short overview of papers

BuildSys 2021

- "In addition, regardless of the presentation length, please prepare a 60sec teaser video (MP4 format) and upload it here by November 11th: <link>
- These will be played at the beginning of the conference after the first keynote.
- Please use the following naming convention:
- BuildSys-[Session Nr]-[Paper ID]-[Paper Title]-[Last name of presenter]"

PLDI

https://www.youtube.com/watch?v=olMVD3j9V6g

BuildSys

https://www.youtube.com/watch?v=jcjH4rtWYL4

Mechanics

Write it out even if you are a good speaker Rehearse, rehearse, rehearse

Exercise

Prepare a one-minute oral presentation about your research.

Posters

Adapted from Kristos Kozyrakis who borrowed from Dave Patterson

Where do we use posters?

Conference poster session Maybe conference demo sessions Research retreats School hallways! Some conferences:

"We are pleased to inform you that your paper is accepted for Poster Presentation."

Example of Call for Posters

- POSTERS -

The poster session at SenSys provides a forum for researchers to present their work and receive feedback from experts attending the conference. We explicitly encourage submissions from students.

Posters must be submitted as a single PDF containing no more than 3 pages. The first two pages should contain an abstract describing the research content of the poster, along with title, authors, institutional affiliations and contact information. The third page should contain a thumbnail draft of the poster's contents.

For more information, please contact the poster chairs.

Evaluation of posters

Theory: same as papers Practice: paper evaluation--

7 Poster Commandments for a Bad Poster

- I. Thou shalt not illustrate.
- II. Thou shalt not covet brevity.
- III. Thou shalt not print large.
- IV. Thou shalt not use color.
- V. Thou shalt not attract attention to thyself.
- VI. Thou shalt not prepare a short oral overview.
- VII.Thou shalt not prepare in advance.

Following all the commandments

How to Do a Bad Poster David Patterson University of California Berkeley, CA 94720

Our compiling strategy is to exploit coarse-grain parallelism at function application level: and the function application level parallelism is implemented by fork-join mechanism. The compiler translates source programs into control flow graphs based on analyzing flow of control, and then serializes instructions within graphs according to flow arcs such that function applications, which have no control dependency, are executed in parallel.

We have demonstrated that to achieve the best execution time for a control flow program, the number of nodes within the system and the type of mapping scheme used are particularly important. In addition, we observe that a large number of subsystem nodes allows more actors to be fired concurrently, but the communication overhead in passing control tokens to their destination nodes causes the overall execution time to increase substantially. We describe the philosophy and design of the control flow machine, and present the results of detailed simulations of the performance of a single processing element. Each factor is compared with the measured performance of an advanced von Neumann computer running equivalent code. It is shown that the control flow processor compares favorably in the program.

A hierarchical macro-control-flow computation allows them to exploit the coarse grain parallelism inside a macrotask, such as a subroutine or a loop, hierarchically. We use a hierarchical definition of macrotasks, a parallelism extraction scheme among macrotasks defined inside an upper layer macrotask, and a scheduling scheme which assigns hierarchical macrotasks on hierarchical dusters. We present a denotational semantics for a logic program to construct a control flow for the logic program. The control flow is defined as an algebraic manipulator of idempotent substitutions and it virtually reflects the resolution deductions. We also present a bottom-up compilation of medium grain clusters from a fine grain control flow graph. We compare the basic block and the dependence sets algorithms that partition control flow graphs into clusters.

We apply a parallel simulation scheme to a real problem: the simulation of a control flow architecture, and we compare the performance of this simulator with that of a sequential one. Moreover, we investigate the effect of modeling the application on the performance of the simulator. Our study indicates that parallel simulation can reduce the execution time significantly if appropriate modeling is used.

The relationship between the mapping scheme employed and locality effect in a program are discussed. The mapping scheme employed has to exhibit a strong locality effect in order to allow efficient execution. We assess the average number of instructions in a cluster and the reduction in matching operations compared with fine grain control flow execution. Medium grain execution can benefit from a higher output bandwidth of a processor and finally, a simple superscalar processor with an issue rate of ten is sufficient to exploit the internal parallelism of a cluster. Although the technique does not exhaustively detect all possible errors, it detects nontrivial errors with a worst-case complexity quadratic to the system size. It can be automated and applied to systems with arbitrary loops and nondeterminism.

Alternatives to Bad Posters (from Randy Katz)

- Answer Five Heilmeier Questions
 - 1. What is the problem you are tackling?
 - 2. What is the current state-of-the-art?
 - 3. What is your key make-a-difference concept or technology?
 - 4. What have you already accomplished?
 - 5. What is your plan for success?
- Do opposite of Bad Poster commandments
 - Poster tries to catch the eye of person walking by
- 9 page poster might look like

Problem	State-of-	Key
Statement	the-Art	Concept
Accomplish	Title and	Accomplish
-ment # 1	Visual logo	-ment # 2
Accomplish -ment # 3	Plan for Success	Summary & Conclusion

ROC: Recovery-Oriented Computing

Aaron Brown and David Patterson

ROC Research Group, EECS Division, University of California at Berkeley

in The Thousand and One Nights

AME is the 21st Century Challenge **Recovery-Oriented Computing** People are the biggest challenge (ROC) Hypothesis Number of Outages Minutes of Failure Availability - systems should continue to meet quality of service "If a problem has no solution, it may not be a problem, goals despite hardware and software failures but a fact, not to be solved, but to be coped with over time" — Shimon Peres Human-company Maintainability Human-external · Failures are a fact, and recovery/repair is how - systems should require only minimal ongoing human HW failures Act of Nature administration, regardless of scale or complexity: we cope with them SW failure Today, cost of maintenance = 10X cost of purchase Vandalism Improving recovery/repair improves availability Evolutionary Growth - Availability = MTTF - systems should evolve gracefully in terms of (MTTF + MTTR)performance, maintainability, and availability as they People > 50% outages/minutes of failure are grown/upgraded/expanded - Since MTTF >> MTTR. - "Sources of Failure in the Public Switched Telephone 1/10th MTTR just as valuable as 10X MTBF Performance was the 20th Century Challenge Network," Kuhn; IEEE Computer, 30:4 (Apr 97) · Since major Sys Admin job is recovery after - 1000X Speedup suggests problems are elsewhere - FCC Records 1992-1994; Overload (not sufficient switching to lower costs) + 6% outages, 44% minutes failure, ROC also helps with maintenance **ROC Principles: ROC Principles: ROC Principles:** (1) Isolation and redundancy (2) Online verification (3) Undo Support • System is partitionable · System enables input insertion, output check · ROC system should offer Undo of all modules (including fault insertion) - to isolate faults - to recover from operator errors - to enable online repair/recovery - to check module operation to find failures faster » undo is ubiguitous in productivity apps - to test correctness of recovery mechanisms - to enable online HW growth/SW upgrade » should have "undo for maintenance" » insert faults and known-incorrect inputs - to enable operator training/expand experience on - to recover from inevitable SW errors portions of real system » also enables availability benchmarks » restore entire system state to pre-error version - Techniques: Geographically replicated sites, Shared-- to test if proposed solution fixed the problem - to recover from operator training via fault-insertion nothing cluster, Separate address spaces inside CPU » discover whether need to try another solution - to replace traditional backup and restore System is redundant - to discover if warning systems are broken - Techniques: Checkpointing; Logging; and time travel - sufficient HW redundancy/data replication => part of - to expose and remove latent errors from each system (log structured) file systems system down but satisfactory service still available - to train/expand experience of operator - enough to survive 2nd failure or more during recovery - Techniques: Global invariants; Topology discovery; - Techniques: RAID-6; N-copies of data Program checking (SW ECC) **Recovery-Oriented Computing ROC Principles:** Lessons Learned from Other Fields (4) Diagnosis Support Conclusio TO ENGINEER 1800s: 25% railroad bridges failed! IS HUMAN System assists human in diagnosing problems Techniques invented since: New century needs new - root-cause analysis to suggest possible failure points - Learn from failures vs. successes research agenda » track resource dependencies of all requests - Redundancy to survive some failures - (and its not performance) - Margin of safety 3X-6X times calculated load to cover what they don't know » correlate symptomatic requests with component Embrace failure of HW, SW. dependency model to isolate culprit components people and still build systems - "health" reporting to detect failed/failing components Safety now in Civil Engineering DNA HENRY PETROSKI that work "Structural engineering is the science and art of designing and making, with economy and elegance, structures that can safely resist the forces to which they may be subjected" » failure information, self-test results propagated upwards · ROC: Significantly reducing - unified status console to highlight improper behavior, Time to Recover/Repair predict failure, and suggest corrective action => much greater availability Have we been building the computing equivalent of the 19th Century ironfolklore, the Roc is known to be of - Techniques: Stamp data blocks with modules used; + much lower maintenance costs such huge size that it can carry off Log faults, errors, failures and recovery methods elephants and other great land truss bridges? beasts with its large feet. Sinbad the Sailor encountered such a bird - What is computer equivalent of safety margin?



Twonet: Large-Scale Wireless Sensor Network Testbedwith Dual-Radio

Qiang Li, Dong Han, Omprakash Gnawal Nodes

Philipp Sommer, Branislav Kusy

University of Houston, USA

CSIRO, Australia



Introduction

Twonet is a publicly available large-scale sensor network testbed with dual-radio sensor nodes based on the modern Cortex-M3 architecture. Twonet's creation is motivated by the increasing interest in research on multichannel wireless networking in sensor networks.



Twonet consists of 100 Opal nodes [5] with 2.4 GHz and 900 MHz radios deployed across four floors of an academic building. Similar to the way early sensor network testbeds helped advance research on wireless sensor networks, Twonet will enable new research on multiband radio communications and will enable new class of sensor network applications that utilize the powerful yet energy-efficient Cortex-M3 CPU architecture.



Twonet is inspired by earlier sensor network testbeds and uses the timetested three-tier architecture.

<u>Tier 1: Controller.</u> A single Linux server serves as controller. It provides a web front-end for users to interact with the testbed. The user may specify experiment parameters, upload binaries, and download results. The controller distributes the programming and control job to the Proxies at tier 2. The controller also collects the logs generated by the sensor nodes and saves it to a database.

<u>Tier 2: Proxy.</u> Twenty Raspberry Pi nodes constitute tier 2 of Twonet. Raspberry Pi is a low-cost embedded Linux platform with sufficient memory and CPU cycles to program, control, and collect the logs from the sensor nodes. Each Raspberry Pi is powered using a Power-over-Ethernet (PoE) switch and connects to sensor nodes through a USB hub. Raspberry Pi nodes can program the Opal nodes and collect the debug logs generated by the nodes. Each raspberry Pi node is connected to 5 Opal nodes.

<u>Tier 3: Sensor Node</u>. The Opal nodes constitute the leaves of the network. Each Opal node is connected to a custom-built debug board. The debug board and Opal node each connect to Raspberry Pi using separate USB cables. The debug board is required to reset Opal during programming and also provides additional mechanisms to debug programs running on Opal. Each Opal node has a custom plastic enclosure with two antenna mounted for 2.4 GHz and 900 MHz radios.

Debugging Modalities

<u>Serial output.</u> The Opal sensor node provides two separate serial ports for debugging: (1) a UART port running at 115200 baud, and (2) a high-speed USB 2.0 port operating at 480Mbits.

<u>Memory Tracing.</u> The Opal's Cortex-M3 microcontroller debug port implements the JTAG protocol to provide read/write access to the system memory and peripherals.

<u>Global Breakpoints.</u> The remote JTAG access to the Opal nodes allows for sending simultaneous start/stop requests to all nodes within the network.

Acknowledge

This work is supported in part by the Sensors and Sensor Networks TCP of CSIRO and a generous gift from Cisco.



Routing Principles in Wireless Mesh Networks

Omprakash Gnawali (University of Southern California), Rodrigo Fonseca (Yahoo! and Brown University), Kyle Jamieson (University College London), Kannan Srinivasan (Stanford University), and Philip Levis (Stanford University)



Elevator Pitch

https://graduateschool.nd.edu/assets/76988/el evator pitch 8 28 2012.pdf

https://communicate.gse.harvard.edu/sites/proj ects.iq.harvard.edu/files/commlab/files/worksh op2_deck_vf_02-12-2020.pdf

HW

Paper Revision