Lec5: Memory Architecture and Data Locality

Agenda

- Memory organization
- Position of data for efficient access by massive threads
- Memory bound
- Cache/Tiling
- Data locality

Introduction

- So far, we have studied
 - Writing CUDA kernels
 - Configure and coordinate threads
 - Understand scheduling of blocks and warps
 - GPU architecture (except memory)
- But the kernels we wrote might perform at small fraction of hardware capability, because
 - Frequent access to global memory
 - Un-optimized access to global memory
 - Overall performance bounded by low throughput of global memory

Analysis of matrix multiplication



- Let's analyze the performance of this kernel: what's the maximum GFLOP/s possible?
- Look at the inner loop iteration: each iteration:
 - 2 FLOP
 - 2 global memory access—8B
 - Arithmetic intensity: 2FLOP/8B = 0.25 FLOP/B

Naïve Matrix Multiplication Kernel

- (From last slide) The arithmetic intensity (or compute-toglobal-memory-ratio) of the naïve matmul kernel is 0.25FLOP/B.
- As an example, the Ampere A100 GPU, the global memory bandwith is 1555 GB/s
- Which means the achieved FLOPS is 0.25*1555 = 389 GFLOP/s

- However, 389 GFLOP/s is only
 2% of the peak SP throughput which is 19.5 TFLOP/s
- If accounting for TensorCores, the peak SP throughput is 156 TFLOP/s, and 389 GFLOP/s is only **0.25% of the peak**
- This is not ideal--any way to improve substantially?

The Roofline Model



- Low computational intensity memory bound
- High computational intensity compute bound
- You want compute bound!
- What's the FLOP/B needed to achieve peak compute throughput on A100?
 19,500 GFLOP/second)/(1555 GB/second)=12.5 FLOP/B

Improving Naïve MatMul Kernel

- Need 12.5 FLOP/B intensity to be compute bound!
- I.e., 50 FLOP/element! (1 SP element is 4B)
- Can we improve computation intensity of MatMul?
- We want to reduce traffic to global memory, which means that
 - Need to increase data reuse on-chip (cache? Register?)
 - Need to change matmul algorithm and implementation
- Depending on how much reduction to global memory is achieved, performance of MatMul kernel can differ by 2-3 orders of magnitude!

CUDA memory types



FIGURE 5.2 An (incomplete) overview of the CUDA device memory model. An important type of CUDA memory that is not shown in this figure is the texture memory, since its use is not covered in this textbook.

- Scope
 - Per-grid
 - Per-block
 - Per-thread
- The programmer dictates where the variables stays



- Aggregate register bandwidth is usually >=10x shared memory >=100x global memory
- Also data in register takes less instructions to access

Variable <-> Memory type

Variable declaration	Memory	Scope	Lifetime
Automatic variables other than arrays	Register	Thread	Grid
Automatic array variables	Local	Thread	Grid
deviceshared int SharedVar;	Shared	Block	Grid
device int GlobalVar;	Global	Grid	Application
deviceconstant int ConstVar;	Constant	Grid	Application

MatMul: Tiling to reduce memory traffic

- To reduce global memory traffic, let's use increase data reuse in **shared memory**
- we could try to increase data reuse in other places as well like registers, but for now let's focus on shared memory
- The idea is to load parts of A and B into the shared memory and make the most use of them before kicking them out and bring in other parts.

Shared Memory, Tiling

Caching Data in Shared Memory

Same memory locations accessed by neighboring threads



```
for (int i = 0; i < 3; i++) {
    for (int j = 0; j < 3; j++) {
        sum += gauss[i][j] * Image[(i+row-1)*width + (j+col-1)];
    }
}</pre>
```

Data Reuse

• Shared memory tiling



How much reduction to global memory achieved?

```
___shared___ int l_data[(L_SIZE+2)*(L_SIZE+2)];
...
```

Tiled MatMul

Matrix Multiplication

—



Tiled Matrix Multiplication

- Break up the execution of each thread into phases
- so that the data accesses by the thread block in each phase are focused on one tile of M and one tile of N
- The tile is of TS elements in each dimension

Μ



Loading a Tile

- All threads in a block participate
 - Each thread loads one M element and one N element in tiled code



Phase 0 Use for Block (0,0) (iteration 0)



Phase 0 Use for Block (0,0) (iteration 1)



8

Phase 1 Load for Block (0,0)



Phase 1 Use for Block (0,0) (iteration 0)



Phase 1 Use for Block (0,0) (iteration 1)



2D Tiled MatMul Kernel

#define TS 32

```
// block dim 32x32; each thread block computes a 32x32 block matrix in C.
// A: M*K, B: K*N, C: M*N; all row major stored contiguously in memory.
 __global___ void MatMulTiled(float *A, float *B, float *C, int M, int N, int K)
    ___shared___float As[TS][TS]; // 4KB
    ____shared____float Bs[TS][TS]; // 4KB
    int ldA = K, ldB = N, ldC = N;
    int Bx = blockIdx.x * TS;
    int By = blockIdx.y * TS;
    // perform block inner product of A[rs:re][:] * B[:][cs:ce]
    // ignoring boundry check for now
    for (int k=0; k<(K+TS-1)/TS; k += TS) {</pre>
        //step 1: load the A[Bi][Bk] and B[Bk][Bj] into As and Bs
        As [threadIdx.x] [threadIdx.y] = A[(Bx+threadIdx.x) * ldA + (k+threadIdx.y)];
        Bs[threadIdx.x][threadIdx.y] = B[(k+threadIdx.x) * ldA + (By+threadIdx.y)];
        syncthreads();
        //step 2: use As , Bs blocks to accumulate: C += As*Bs
        float Cij = C[Bx+threadIdx.x][By+threadIdx.y];
        for (int kk=0; kk<TS; kk++) {</pre>
            Cij += As[threadIdx.x][kk] * Bs[kk][threadIdx.y];
```

Analysis: Improvement of Tiling

- Assuming TS=32.
- What's the computational intensity FLOP/B now? (bytes refer to global memory traffic)?
 - Now the unit if a tile TS*TS
 - Load once: 2*TS*TS*4 bytes,
 - Compute: 2*TS*TS*TS
 - Ratio: TS/4 FLOP/B = 8 FLOP/B, a 32x over naïve MatMul.
- What's the Peak Compute rate now?
 - 8 FLOP/B * 1500 GB/s = 12 TFLOP/s (~60% of hardware peak, not bad!)

Boundary Checks of Tiled MatMul